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SELECTIVE FORMATION OF POROUS SILICON
AWARDS ABSTRACT
This invention relates to forming patterns of porous silicon,
especially light-emittlng porous silicon, in a surface layer of a
silicon substrates. Recently visible luminescence at room
temperature has been observed from porous films produced by anodic
etching or stain etching in common aqueous etchants such as
HF:HNO3:H.O. The llght-emlttlng porous silicon film on silicon can
be the _asis of optoelectronic devices such as light-emittlng
diodes. However, neither stain etching, nor anodic etching lend
themselves readily to standard solid state device processing.
Stain etches and anodic etching are non-selectlve, they both etch
all surfaces exposed to etchant. It is difficult to prepare a high
resolution pattern such as a diode by etching through an exposed
mask. In order to fabricate devices, the patterns of porous
silicon need to be formed on the surface of a silicon substrate and
preferably by standard photoreslst and lithographic techniques and
materials now used to form devices on silicon.
The process for selective formation of a pattern of light
emitting porous silicon is based on the recognition that etching in
single crystal substances preferentially attacks crystal defects.
The invention exploits this phenomena by forming a pattern of
damaged crystal in the surface of a single crystal. When the
surface is exposed to etchant, the damaged p&ttern forms a film of
porous silicon very quickly before forming a visible film on the
non-damaged areas of the surface adjacent to and surrounding the
pattern of porous silicon formed in the damaged crystal. While the
pattern could be formed by mechanically scribing the surface,
techniques in which the damage is applied to the surface by
energetic beams is more adapted to automated processing and
fabrication of multiple devices on a single substrate. Standard
processing tools that could be used to form the pattern of damage
in the surface of silicon include plasma etching, ion implantation
and ion milling. Referring now to Figure la, a silicon chip i0
containing a photoreslst layer 12 and a mask 14 is placed in a
holder 16 under a light source 20. The mask 14 may be in contact
with the resist layer 12 or may be spaced a distance from the
resist layer 12. When the power supply 22 is turned on, the beam
18 generated by the light source 20 penetrates the window 19 in the
mask 14 and reacts with the resist layer 12 to cure the resist 21
underlying the opening 19 in the mask. The mask 14 is removed and
as shown in Figure ib, the chip i0 and resist 12 layer are exposed
to solvent 28 in tank 30. The solvent dissolves the negative
resist exposed to the light to form a window pattern 32 in the
resist layer exposing the surface 34 of the chip I0. The chip i0
is then placed in a holder 42 in an ion beam chamber 40. An ion
beam source 44 is activated to radiate a beam 47 at the resist
layer 12. The beam enters the window pattern 32 to form a latent
damage pattern 46 in a layer adjacent the surface. The resist
layer is then removed by solvent or etching in gas and the chip is
placed in a bath 48 containing stain etchant 50 as shown in Figure
id. A pattern 52 of porous silicon is formed as shown in Figure
le.
The pattern of porous silicon can be oxidized to form a
silicon-on-lnsulator (SOI) structure. The pattern of light-
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Description
SELECTIVE FORMATION OF POROUS SILICON
Oriqin of the Invention
The invention described herein was made in the perfor-
mance of work under a NASA contract, and is subject to the
provisions of Public Law 96-517 (35 USC 202) in which the
Contractor has elected not to retain title.
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Technical Field
The present invention relates to the formation of porous
silicon and, more particularly, this invention relates to the
selective formation of patterns of light-emitting, porous
silicon on silicon substrates.
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Backqround of the Invention
Porous silicon produced by etching has been studied for
over 30 years. Porous silicon can be oxidized to form
silicon-on-insulator (SOI) structures. SOI structures provide
electric insulation of active devices and are radiation hard.
Photoluminesce from porous silicon was observed in 1984 (i).
Recently, visible luminesces at room temperature from porous
silicon has been observed (2). Stains produced in certain
chemical etches (3) have been shown to consist of porous
silicon. It has been shown recently that the stain films
produce visible light at room temperature when radiated with
ultraviolet light (5).
Interest in porous silicon has been stimulated by the
observation of visible luminescence at room temperature which
is consistent with the earlier measurements of
photoluminescence at 4.2K from the porous silicon films
produced by anodization. Stain etching of silicon in common
aqueous etchants are also known to produce a film of porous
silicon.
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Anodic etching was carried out in aqueous HF followed by
extended immersion in aqueous HF (2). The stain films
produced by etching silicon in HF and NaNO2 or Cr203 are
similar to the films produced by anodic etching. This is ex-
pected since the etching of silicon HF:HNO3:H20 solutions is
recognized to follow the same oxidation-reduction reaction
chemistry as anonodic oxidation. Points on the surface of the
silicon behave randomly as localized anodes and cathodes.
The light-emitting porous silicon film on silicon can be
the basis of optoelectronic devices such as light-emitting
diodes. However, neither stain etching, nor anodic etching
lend themselves readily to standard solid state device proces-
sing. Stain etches and anodic etching are non-selective, they
both etch all surfaces exposed to etchant. It is difficult to
prepare a high resolution pattern such as a diode by etching
through an exposed mask.
In order to fabricate devices, the patterns of porous
silicon need to be formed on the surface of a silicon
substrate and preferably by standard photoresist and
lithographic techniques and materials now used to form devices
on silicon.
The use of anodic etching in aqueous HF to form porous
silicon is not satisfactory. Again the formation of patterns
is restricted by the application of current to the complete
substrate and the difficulty of selectively forming a high
resolution pattern on the surface. Anodic etching is also
limited to operation on certain types of doped silicon and to
a narrow range of conditions. The method is cumbersome, dif-
ficult to control, particularly for n-type structures, and is
not compatible with many standard optoelectronic silicon
device structures.
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Statement of the Invention
A method of selectively forming a pattern of porous
silicon on a silicon surface is provided in accordance with
the invention. The method can operate on doped or undoped
silicon of high or low resistivity and can form the pattern in
high resolution on silicon surfaces having different crystal
orientations. The method can be performed on planar or non-
planar surfaces and does not require use of current to
electrolytically add or remove material.
In order to fabricate devices, a pattern of porous
silicon is selectively formed on the surface of a silicon
substrate, preferably by standard resist and lithographic
techniques now used to form devices on silicon.
The process for selective formation of a pattern of light
emitting porous silicon is based on the recognition that
etching in single crystal substances preferentially attacks
crystal defects. The invention exploits this phenomena by
forming a pattern of damaged crystal in the surface of a
single crystal. When the surface is exposed to etchant, the
damaged pattern forms a film of porous silicon very quickly
before forming a visible film on the non-damaged areas of the
surface adjacent to and surrounding the pattern of porous
silicon formed in the damaged crystal. Patterns of porous
silicon are directly produced in high resolution. The method
utilizes standard solid state device fabrication techniques to
define the pattern by masking and photolithographic steps.
The surface is then contacted with chemical or anodic etchant
capable of forming porous silicon. The process of the inven-
tion appears to be insensitive to silicon wafer orientation,
dopant type and resistivity of the substrate material.
While the pattern could be formed by mechanically
scribing the surface, techniques in which the damage is ap-
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plied to the surface by energetic beams is more adapted to
automated processing and fabrication of multiple devices on a
single substrate. Standard processing tools that could be
used to form the pattern of damage in the surface of silicon
include plasma etching, ion implantation and ion milling.
A wafer is coated with a layer of photoresist. A pattern
is formed in the photoresist layer and windows are opened in
the photoresist in the form of a pattern. A beam such as an
argon ion milling beam is then applied to the surface to
damage the crystal exposed through the window-pattern. The
photoresist is removed and the surface is exposed to etchant.
A film of porous silicon is selectively formed in the damaged
pattern.
The etchant can be a simple etchant such as a combination
of hydrofluoric acid with an oxidizing acid or salt such as a
nitrate, nitrite or chromate or can be hydrofluoric acid
electrolyte with the substrate connected in an electrolyte
cell as an anode.
The anodic etching procedure is more cumbersome, diffi-
cult to control, particularly for n-type substrates and is not
compatible with many standard silicon device structures.
Chemical stain etches are found to react well with n-type
silicon and p-type silicon and are compatible with a wider
range of device structures. The method of the invention
provides the selective production of luminescent material
using only standard silicon processing apparatus and chemicals
which are readily available.
The pattern of porous silicon can be oxidized to form a
silicon-on-insulator (SOI) structure. The pattern of light-
emitting, porous silicon can directly be fabricated into
light-emitting devices. The process of the invention employs
standard chemical techniques and chemicals used in silicon
devices and can immediately be applied to manufacture of
silicon light-emitting devices used in optical fiber com-
munications, optical switches or other devices. The invention
i0
15
20
can also be utilized to form light emitting diodes which when
integrated with other silicon devices will find use in
displays, communication and computer applications.
These and many other features and attendant advantages of
the invention will become apparent as the invention becomes
better understood by reference to the following detailed
description when considered in conjunction with the accom-
panying drawings.
Brief Description of the Drawinqs
Figure la is a schematic view of a silicon chip being
exposed to a beam;
Figure ib is a schematic view of the silicon chip im-
mersed in developer for the resist layer;
Figure ic is a schematic view of the chip being exposed
to an energetic beam through the opening in the resist layer;
Figure id is a schematic view of the silicon chip im-
mersed in etchant;
Figure le is a schematic view of the silicon chip con-
taining a porous silicon pattern; and
Figure 2 are photoluminescence spectra of porous silicon
films.
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Detailed Description of the Invention
The invention is based on forming a latent pattern in the
surface of a silicon substrate that on exposure to etchant
forms a pattern of porous silicon. The latent pattern is
formed by selectively damaging the crystal on the surface in
the form of the pattern to provide crystal defects that are
preferentially etched to form porous silicon.
The crystal can be damaged by scratching the surface with
a sharp instrument such as a diamond scribe. A pattern could
be formed by stamping or translation of a scribe in the x-y
axis controlled by a servomechanism. Higher resolution damage
patterns can be formed by applying energetic beams to the
65
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The energy of the beams determine the depth of damage in
the surface of the crystal. Implantation of ion such as at
energies above i0 keV such as silicon and boron produces deep
patterns of damage greater than 5000 Angstroms deep. Since
most devices can be formed with films of porous silicon from
i00 Angstroms to 5000 Angstroms deep. Less energetic beams
such as plasma and ion milling with energies with energies
from about I00 volts to i000 volts are preferred. Suitable
ion milling beams can comprise argon and plasma beams can
contain CF4 or Ar ions. The ion dose is typically above 1014
cm"2 suitably from 1 to 5 1015 ions cm-2 in order to form crys-
tal defects that can be converted to porous silicon at an
acceptable rate.
The ion beam tools can be translated across the surface
of the chip to directly write a damage pattern. For purpose
of automation and cost efficiency, it is preferable to form
the damage patterns by opening windows in a photoresist mask
layer opaque to an ion beam by lithographic techniques. The
photoresist can be a positive or negative photoresist. The
uncured areas of the mask are removed with solvent to form
windows exposing the silicon substrate. An energetic ion beam
is then applied to the surface of the silicon substrate ex-
posed through the windows. The mask is then removed and the
surface exposed to etchant. The damage pattern quickly reacts
to form porous Silicon.
The etchant conditions for preferentially forming porous
silicon in the portions of the layer containing the crystal
with defects are not critical. Etching for SOI structures is
conducted until the crystallization of the porous silicon film
is at least 50%. Amorphous structure above 60% to about 80%
is necessary for visible room temperature luminescence. The
etchant contains aqueous hydrofluoric acid in which the HF
concentration is at least 5% by weight, usually 20-80% by
weight. Chemical stain etchants which do not require
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anodization of the silicon, usually contain a minor amount of
an oxidizing acid such as nitric, nitrous or chromate, usually
0.i to 40g of oxidizing acid per 100g of HF. The oxidizing
acid can be added as the acid or as a water soluble salt such
as a sodium salt of the NO3"I NO2"2 or CrO3°2 ions. Preferred
stain etchants are based on the HF:HNO3:H2O system in which the
ratios of HF:HNO3:H2O are preferably from 0.5-8:1-5:10.
The silicon substrate is preferably a highly pure
monocrystalline material absent any significant number of
crystal defects. The substrate may be a chip cut or sliced
from a rod or ribbon pulled from a melt. The substrate can
also be a layer of crystalline silicon deposited on a base of
another material. The silicon can be n-type or p-type and can
be doped with atoms such as boron or phosphorous. The resis-
tivity of the silicon crystal is typically from 0.01 ohm-cm to
5 ohm-cm.
Referring now to Figure la, a silicon chip i0 containing
a photoresist layer 12 and a mask 14 is placed in a holder 16
under a light source 20. The mask 14 may be in contact with
the resist layer 12 or may be spaced a distance from the
resist layer 12.
When the power supply 22 is turned on, the beam 18
generated by the light source 20 penetrates the window 19 in
the mask 14 and reacts with the resist layer 12 to cure the
resist 21 underlying the opening 19 in the mask. The mask 14
is removed and as shown in Figure ib, the chip i0 and resist
12 layer are exposed to solvent 28 in tank 30. The solvent
dissolves the negative resist exposed to the light to form a
window pattern 32 in the resist layer exposing the surface 34
of the chip i0.
The chip i0 is then placed in a holder 42 in an ion beam
chamber 40. An ion beam source 44 is activated to radiate a
beam 47 at the resist layer 12. The beam enters the window
pattern 32 to form a latent damage pattern 46 in a layer ad-
jacent the surface. The resist layer is then removed by sol-
5I0
15
2O
25
30
35
8
vent or etching in gas and the chip is placed in a bath 48
containing stain etchant 50 as shown in Figure id. A pattern
52 of porous silicon is formed as shown in Figure le.
The invention will now be illustrated by examples il-
lustrating the selective formation of patterns of porous
silicon films on the surface of single crystal silicon
substrates.
Most of the films were produced by immersion of Si
substrates in solutions of HF:HNO3:H20 with ratios of either
1:5:10 or 4:1:5 by volume. Reagents used were standard
electronic-grade 49% HF and 70-71% HNO3, and the water was
deionized. Some films were also produced in solutions of
either 2 grams of NaNO2 in I00 ml of HF or 0.2 grams of CrO 3
in i00 ml of HF. Etching was carried out in polypropylene
beakers with no intentional heating of the solutions, and etch
durations typically ranged from 30 seconds to i0 minutes. The
etching of Si in HF:HNO3:H20 solutions is autocatalyzed by
HNO2, so that in fresh solutions a quiescent period of several
minutes can persist before significant etching occurs. In
order to accelerate the process, the solutions were usually
primed by briefly etching a piece of Si in a concentrated
solution prior to adding the deionized water. The solution
then contained sufficient HNO 2 that staining of subsequent
samples began much sooner. Silicon wafers with several dif-
ferent combinations of dopant type, resistivity, and crystal-
lographic orientation were used as substrates, as delivered by
the manufacturers (without additional cleaning). Under some
conditions of etching etchant gas evolved and poorly
controlled brown-black films were formed. Stain films were
observed visually to luminesce red to orange at room
temperature under ultraviolet irradiation at 365 nm. In ad-
dition, all stained films etched in these solutions were ob-
served to be hydrophobic.
Wafer types etched in HF:HNO3:H20 solutions include 0.05
n-cm B-doped Si(100), 0.05 n-cm B-doped Si(lll), i-I0 _-cm B-
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doped Si(lll), 1-3 _-cm B-doped Si(lO0), 3-5 _-cm P-doped
Si(lll), and 1-3 n-cm P-doped Si(100).
Stain films were formed in HF:HNO3:H20 solutions without
visible gas evolution at the si surface. In this case, the
films exhibit color bands with increasing thickness, as ob-
served for SiO 2 films on Si, for example. In particular,
under white light the samples sequentially appear brown, blue,
clear (silicon colored), yellow, etc., with increasing etch
duration. To the naked eye, under ultraviolet irradiation the
samples are first observed to luminesce a dull red when they
appear clear in white light, then to luminesce orange when
they appear light yellow in white light, and finally to
luminesce bright orange when they are thicker. This film
exhibits a much more planar surface than the brownish-black
films as well as uniform thickness, though occasional dips in
the interface were observed. Photoluminescence spectra of
samples which display various colors under white light are
shown in Figure 2.
Figure 2a is a photoluminescence spectrum of a film
produced by etching 0.05 N-cm B-doped Si(lO0) in 1:5:10
HF:HNO3:H20, Figs. 2b-d are spectra of films produced by
etching 1-3 _-cm B-doped Si(100) in 4:1:5 HF:HNO3:H20, with
spectra taken in brown/dark blue, blue/light blue, and yellow
regions, respectively, and Fig. 2e is the spectrum of a film
produced by etching 0.05 n-cm B-doped Si(lll) in CrO3 in HF,
this film did not luminesce. The sharp peaks at approximately
5630 and 8140 A originate from the laser radiation scattered
off the surface of the sample.
X-ray photoelectron spectroscopy (XPS) analysis of the
brownish/black and yellow samples show that the porous film is
essentially silicon and is amorphous. Pores appear to be in
the nanometer range.
Example 1
Local damage was created on the surface of a B-doped
silicon wafer. The wafer was immersed in a HF:HNO3:H20 (4:1:5)
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by volume etchant. The damaged area formed a porous silicon
stain film very quickly, before a visible film formed on the
wafer as a whole. The stained region was verified to
luminesce in the red under ultraviolet radiation.
Example 2
B-doped silicon wafers were coated with photoresist and
patterned lithographically to open windows in the photoresist
layer.
Example 3
Silicon wafers produced in Example 2 were subjected to a
plasma etching in CF 4 and Ar to form a damage pattern in the
silicon crystal under the window. The plasma-etched regions
were then etched as in Example i. Porous silicon formed
faster in the plasma-damaged regions but selectivity was not
great enough toallow formation of light-emitting silicon in
the damaged regions before etching occurred in the undamaged
regions of the surface.
Example 4
Silicon and boron ions were implanted through the window
of the resist layer of the chips of Example 2 into the silicon
surface at an energy of 15 keV and at a dose of 1015 cm -2. The
samples were then etched under the conditions of Example i.
The sample implanted with boron was illuminated under both
white and ultraviolet light. Under ultraviolet light the
porous silicon pattern luminesced red-orange to the naked eye.
Example 5
The surface of the silicon ship exposed through the win-
dow to an argon ion milling beam at about 100V to form a
damage pattern having a depth below i000 Angstroms. The sur-
face of the chip was then etched under the conditions of
Example I. The damaged pattern selectively etched to form a
light-emitting, porous silicon pattern.
The selective formation of light-emitting porous silicon
was successfully conducted under a variety of implant con-
ditions. The process of the invention is capable of forming
ii
finely detailed light-emitting porous silicon patterns in the
micron range, the small features of which are only limited by
photolithography.
It is to be realized that only preferred embodiments of
5 the invention have been described and that numerous
substitutions, modifications and alterations are permissible
without departing from the spirit and scope of the invention
as defined in the following claims.
ABSTRACT
SELECTIVE FORMATION OF POROUS SILICON
A pattern of porous silicon is produced in the surface of
a silicon substrate by forming a pattern of crystal defects in
said surface, preferably by applying an ion milling beam
through openings in a photoresist layer to the surface, and
then exposing said surface to a stain etchant, such as
HF:HNO3:H20. The defected crystal will preferentially etch to
form a pattern of porous silicon. When the amorphous content
of the porous silicon exceeds 70% the porous silicon pattern
emits visible light at room temperature.
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